About 3Pi 3Pi White PapersProduct Briefs3Pi Servicesinfo@3phoenix.com Press Releases
3Pi Services3Pi White PapersProduct Briefs3Pi ConsultingSoftware EngineeringHardware EngineeringSystem Design & DevelopmentAbout 3Piinfo@3phoenix.com
Russell Jeffers, Ph.D. – Principal
University of Michigan, Ph.D. Electrical Engineering and Computer Science, 1995.
University of Illinois, M.S. Physics, 1989.
Cornell University, B.S. Applied and Engineering Physics, 1987.

Dr. Jeffers has over 14 years of experience in research and development on sonar systems including innovative detection and estimation algorithms for automated signal detection and classification.  He has published results on methods he developed in the field including detection based on higher-order statistics, and narrowband signature identification.  He has designed improvements to active and passive sonar systems, and has been active in designing, implementing and testing algorithms for sonar signal processing, target detection and classification. Most recently, as a lead engineer at General Dynamics, Advanced Information Systems - DSR Solutions, Dr. Jeffers investigated techniques for array shape modeling, array shape compensation and near-field focusing as well as developing innovative signal detection and classification algorithms for the Total Ship Monitoring System (TSMS).

While working for the Naval Undersea Warfare Center, Dr. Jeffers defined system level performance requirements for torpedo sonar systems, designed, tested and implemented algorithms for sonar signal processing, target detection and classification making use of commercial processors.  He has developed techniques to enhance digital images using both standard image-processing techniques and novel wavelet-based image processing.

Dr. Jeffers is an Adjunct Professor of Electrical and Computer Engineering at George Mason University in Fairfax, Virginia.  He is currently teaching an advanced Graduate course: Optimum Array Processing, which covers the topics of adaptive beamforming, parameter estimation and optimum array detection.  


John M. Jamieson III - Principal
Johns Hopkins University, M.S., Information and Telecommunication Systems, 1997.  
Capital College, B.S. Electrical Engineering Physics, 1980.
 

Mr. Jamieson has over 20 years of experience in electronics system design, system architectures, and requirements analysis. Mr. Jamieson has significant experience in telecommunications architecture, design and development as well as embedded design with focus on FPGAs and ASICs.  He has provided systems engineering services to telecom and broadband cable equipment manufacturers nationwide.  Recent accomplishments include product definition, design and development of OC-48 and OC-192 Ethernet-over-SONET (EOS) transport engines for high-speed data, voice and video-on-demand (VOD) applications.  While working for PMC-Sierra Inc, a market leading manufacturer of telecommunication semiconductors, Mr. Jamieson provided innovative architectural and design guidance for next generation routers and switches to Cisco Systems, Alcatel Network Systems, Nortel Networks, Lucent Technologies, Siemens ICN Access Solutions Group, Tellabs, C-COR, and Ciena.

 As Technical Director for TAIPT Telemetry at Chesapeake Sciences, Mr. Jamieson was responsible for the design, development, and application of standard ATM/SONET network technology for data acquisition and telemetry systems.  Mr. Jamieson played a major role in the design and development of the TARS, Acoustic Intercept (ACI), Joint Surface Ship Torpedo Defense (JSSTD) FCT, TB-29A, Multi-Function Towed Array (MFTA), TB-16 HFTA, Total Ship Monitoring System (TSMS), Acoustic Range Arrays, Seabed Acquisition System, and Land Based telemetries, all of which used IP based ATM/SONET telemetry.

Mr. Jamieson brings a diverse background in computer hardware and software design, development, integration, and system test.  Specifically, Mr. Jamieson has proven expertise in the following critical areas:

  • Digital hardware design and development – experience in microprocessors specialized high-speed communications, multi-processors, FPGAs, ASICs, sequencers, and other programmable logic.
  • Software development – experience in structured and object oriented design, programming of real-time embedded systems using various languages, development systems, operating systems, and platforms.
  • Networking – experience with Ethernet, Fiber-Channel, and ATM using different physical layers and protocols, WAN, MAN, and LAN architectures, and Internet connectivity and services.

 Mr. Jamieson served on the technical staffs of PMC-Sierra Inc., Chesapeake Sciences, U.S. Design, Smart House LP, and Gould Defense Systems and holds the following patents:

#5,408,627  "Configurable Multiport Memory Interface"
#5,218,557  "Control Apparatus for Use in a Dwelling" (Home Automation Standard)
#5,642,101  "Extended Apparatus for Use in a Dwelling" (Extension of Original System)

Patent Pending: # TBD “Data Cache Architecture for a Mass Storage”


Joseph A. Liverman - Principal
Wake Forest University, BA, Biology, 1977. 

Mr. Liverman has twenty-five years of management and operational experience including line and field marketing, program/financial management, acquisition planning, and logistics (COTS Supportability).  He has an extensive background in a broad range of advanced technologies including applications supporting passive and active acoustics, submarine imaging systems, acoustic intelligence systems, advanced training systems, submarine/surface ship digital combat systems, graphic display systems, towed arrays, and tactical sensors.  He also has extensive fleet experience with Submarine Officer Tactical Training and Submarine Sonar Operator Training, having held various leadership and management positions in a variety of submarine platforms and achieving Command Qualification. 

While working at General Dynamics, Advanced Information Systems - DSR Solutions Mr. Liverman was responsible for several major programs including the Towed Array Advanced Rapid COTS Insertion program and the Advanced Processing Build process that supported the submarine fleet with annual software functionality updates.  Mr. Liverman also worked closely with the APB development engineers and the Hardware Technology Insertion (TI) production engineers to ensure these two important processes were synchronized – that is, ensuring the optimum cost benefit was achieved in the balance between advanced software functionality and commodity COTS computer pricing. 

Mr. Liverman was also responsible for the Advanced Imaging design and development team executing technology insertion of COTS technology into the Virginia Class Photonics Mast Workstation (PMW) and the 688/688i backfit.  Mr. Liverman was a proponent of the use of the APB process in the imaging program, ensuring that the imaging program would also reap the benefits of annual software updates.


Joseph Murray, Principal
University of Maryland at College Park, ABD Ph.D. Mechanical Engineering, 1996.
University of Utah, M.S. Mechanical Engineering, 1993.
Michigan State University, B.S. Mechanical Engineering, 1991. 

Mr. Murray was an employee of Digital System Resources (acquired by General Dynamics AIS in 2003) for about 8 years. Mr. Murray was the Chief Technology Officer for GD-AIS DSR Solutions, the Director of Strategic Technologies for 3 years, a Chief Engineer for 3 years, and a System Engineer for 1 1⁄2 years. In these capacities, Mr. Murray had a diverse set of responsibilities including evaluation of new technologies, design of system architectures, and systems integration. 

Mr. Murray has thirteen years of experience in digital signal and image processing, software development, and systems engineering. He has an extensive knowledge of real time systems design, software system architecture, statistical analysis of complex phenomena and physical simulation. Mr. Murray was actively involved in projects associated with submarine tactical control systems, sonar signal processing, submarine acoustic self-monitoring systems, real-time imaging systems and torpedo acoustic signal processing while an employee of GD-AIS DSR Solutions. 

Mr. Murray led the design, development, and fielding of the Technology Insertion Photonics Mast Workstation and the Submarine Common Imaging Systems. Both of these systems are real-time network enabled image processing systems. These systems were specifically designed to incorporate advanced image processing algorithms including detection, classification, and resolution enhancements in the real-time processing chain. Mr. Murray also led the development of the Total Ship Monitoring System (TSMS) at DSR. This included overseeing the development of the telemetry system by Chesapeake Science Corporation, the development of system requirements, the system architecture, and user interface development. This system migrated into 3 systems to facilitate the desire to install the system more quickly into fleet submarines. The three variants are an Hydrophone only system which required no new sensor installations and therefore could be rapidly inserted into the fleet; the second variant extended the first by adding 200 – 300 hull mounted accelerometers; and the third variant extended the second by adding 200 – 300 machinery mounted accelerometers. 

Mr. Murray extended the scope of the work begun under TSMS by leveraging the technologies developed under TSMS to upgrades to the Hull Array Sonar and the creation of image processing systems for the VIRGINIA and 688/688I Class Submarines. 


Bruce Gallemore, Principal
Massachusetts Institute of Technology, E.E. (Professional Degree), M.S.E.E. 1976;
Massachusetts Institute of Technology, M.S., Ocean Engineering, 1976;
U.S. Naval Academy, B.Sc., Physics (Trident Scholar, Burke Scholar), 1971;
Registered Professional Engineer (Virginia)

Mr. Gallemore has over twenty years of successful experience in signal processing, electronic system engineering and program management, including detailed work experience in acoustic signal processing, adaptive processing techniques, array processing, automated decision algorithms, sensor system performance analysis, and computer system development.

Mr. Gallemore has been an active technical participant in recent U. S. Navy innovation programs, including SURTASS Twinline Array Program (At-Sea Test Director), the Advanced Deployable System (ADS) Acoustic Performance Process Team, the submarine Advanced Processor Build (APB) process, the Surface Ship SQQ-89 Peer Review Process, and the Torpedo APB Process. In these capacities he has participated in the development, assessment, and system engineering of signal processing and automation algorithms for modern sonar systems. He was commended by COMSPAWAR in 1998 for Excellent technical contributions to ADS, and by COMSUBLANT in 2003 for superior technical contributions to the submarine ARCI program.

As Director of Advanced Technology Development at Digital System Resources from 1994 to 2004, Mr. Gallemore co-authored many successful SBIR proposals on signal processing and automation topics, and participated as a technical investigator on most of these projects. In recent years he has participated in the processing design of the SQQ-89 torpedo recognition and alert system (TRAFS), the submarine Total Ship Monitoring System (TSMS), the submarine acoustic mission replay system for SSEP sites, and a system concept design for the WSQ-11 torpedo defense system.